We have more Special DataSheet than other site. If, There is not a datasheet which searches, Request ! (It will updated in 12 hours.)
Chipmanuals.com is a free electronic engineering tool that enables you to locate product datasheets from hundreds of electronic component manufacturers worldwide.
All Data provided on this web site and the associated web pages is provided as is. It is intended to be for general information only, and is thus provided without any express or implied warranty or guarantee. It is the responsibility of the user or reader to ensure and confirm that this information is accurate and correct with the original publisher of the data sheet.
Most of the data sheets below are in the "pdf" format so it would be adviseable to use Adobe Acrobat Reader.
# | Part: | Description: | Manuf. | Package | Pins | T°min | T°max | PDF size |
1. | 74LS10 | TRIPLE 3-INPUT NAND GATE | ON Semiconductor | ONSEMI | - | - | - | 37 Kb |
2. | 74LS10 | Triple 3-Input NAND Gate | Fairchild Semiconductor | FAIRCHILD | - | - | - | 50 Kb |
3. | DM74LS10 | Triple 3-Input NAND Gates | National Semiconductor | NSC | - | - | - | 127 Kb |
4. | DM74LS10 | Triple 3-Input NAND Gate | Fairchild Semiconductor | FAIRCHILD | - | - | - | 50 Kb |
5. | HD74LS10 | Triple 3-input Positive NAND Gates | Hitachi Semiconductor | HITACHI | - | - | - | 45 Kb |
6. | SN74LS10 | TRIPLE 3-INPUT POSITIVE-NAND GATES | Texas Instruments | TI | - | - | - | 590 Kb |
7. | HD74LS10 | Ouadruple 2-input Positive NAND Gates | Hitachi Semiconductor | HITACHI | - | - | - | 5.74 Mb |
8. | HD74LS10 | Triple 3-Input Positive NAND Gates | Renesas Technology Corp | RENESAS | - | - | - | 64 Kb |
9. | SN54-74LS10 | TRIPLE 3-INPUT NAND GATE | ON Semiconductor | ONSEMI | - | - | - | 37 Kb |
10. | DM74LS107A | Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs | National Semiconductor | NSC | - | - | - | 125 Kb |
11. | HD74LS107A | Dual J-K Negative-edge-triggered Flip-Flops(with Clear) | Hitachi Semiconductor | HITACHI | - | - | - | 71 Kb |
12. | HD74LS107A | Dual J-K Negative-edge-triggered Flip-Flops (with Clear) | Renesas Technology Corp | RENESAS | - | - | - | 92 Kb |
13. | SN74LS107A | DUAL J-K FLIP-FLOPS WITH CLEAR | Texas Instruments | TI | - | - | - | 498 Kb |
14. | HD74LS107A | Ouadruple 2-input Positive NAND Gates | Hitachi Semiconductor | HITACHI | - | - | - | 5.74 Mb |
15. | SN74LS107AD | DUAL J-K FLIP-FLOPS WITH CLEAR | Texas Instruments | TI | - | - | - | 498 Kb |
16. | SN74LS107ADE4 | DUAL J-K FLIP-FLOPS WITH CLEAR | Texas Instruments | TI | - | - | - | 498 Kb |
17. | SN74LS107ADR | DUAL J-K FLIP-FLOPS WITH CLEAR | Texas Instruments | TI | - | - | - | 498 Kb |
18. | SN74LS107ADRE4 | DUAL J-K FLIP-FLOPS WITH CLEAR | Texas Instruments | TI | - | - | - | 498 Kb |
19. | HD74LS107AFPEL | Dual J-K Negative-edge-triggered Flip-Flops (with Clear) | Renesas Technology Corp | RENESAS | - | - | - | 92 Kb |
20. | DM74LS107AM | Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs | National Semiconductor | NSC | - | - | - | 125 Kb |